I. INTRODUCTION

I
N wireless communication transceivers, the high performance frequency synthesizer is one of the key building blocks. Frequency synthesis in mobile communication applications is usually done using a phase-locked loop (PLL). In a PLL frequency synthesizer, high frequency components such as the voltage controlled oscillator (VCO) and the prescaler have been made using GaAs or bipolar technologies, while in CMOS only low frequency components have been implemented. The design of high frequency (RF) CMOS circuits allows integration with low frequency components on the same chip and greatly simplifies interface requirement, reducing the interconnecting costs. As CMOS transistors scale down in dimensions, their performance has been drastically improved, and there have thus been many attempts to implement PLL frequency synthesizers in CMOS technology [1] , [2] . Most of them are limited, however, either to low frequency applications or to low integration level. The VCO with an integrated inductor [3] has a superior phase noise performance, but, the process is complex and the tuning range is too small to compensate process variation.
There are significant challenges in designing a CMOS frequency synthesizer with a performance comparable to that of bipolar or GaAs counterparts. One of the most critical challenges is to achieve maximum operating speed with a severe noise environment. Since most of the modern wireless communication systems have very narrow channel spacing, the output signal of the frequency synthesizer must be close to sinusoidal. However, when the synthesizer is fully integrated in one chip, the RF signal is prone to be modulated by the noise coming directly or indirectly from the low frequency digital circuits. This results in the signal distortion of the synthesized RF frequency. This paper describes the details of the design of a fully integrated single chip CMOS frequency synthesizer circuit fabricated in 0.8-m standard digital CMOS technology [4] , which consists of a 1-GHz VCO, a 1.45-GHz dual-modulus prescaler divided by 7/8, and a dead-zone free phase frequency detector (PFD). Our circuit is based on the fully differential structure which is potentially immune to the various commonmode noise sources. The digital block employs novel single clock differential static logic circuits.
II. CIRCUIT DESIGN
A. Architecture
A block diagram of the frequency synthesizer is shown in Fig. 1 . Our synthesizer is based on a conventional structure consisting of a VCO, a 1/7,8 dual-modulus prescaler, a PFD, an additional divider, a charge pump circuit, and an external passive filter. Since RF components such as a VCO, a dualmodulus prescaler, and the low frequency digital blocks are fabricated on the same chip, there is great concern for the high- frequency digital noise generated in the digital logic blocks coloring the RF signals. Therefore, special circuit techniques to reduce this coupling will be introduced.
In this paper, all the circuits in the frequency synthesizer are designed with a fully differential architecture to reduce the noise. Compared with the single-ended signal architecture, a differential one generates less noise, and more importantly, its operation is much more resistant to the dominant power supply noise. In order to ensure that the circuits operate properly in a noisy environment, special care is also needed in designing the digital circuit. Precharge dynamic digital logic circuits are widely used in high-speed operation. Some precharged nodes, however, which are not discharged in the evaluation phase, remain as dynamic nodes and are very noise-sensitive. To solve this problem, we design the digital blocks using a differential static scheme.
B. Voltage Controlled Oscillator
To reduce the supply voltage noise, an ECL-like differential CMOS pair has been introduced as a delay cell in ringoscillator-based VCO designs for PLL's [5] . In this design, one level of the signal swing is tied at the power supply, and the voltage swing is limited because of the biasing difficulty. Both a level shifter and an amplifier are needed to drive the following block, making it difficult to obtain GHz operation. The resistive components of a triode-based load vary over process and temperature, changing the output waveform and stage delay. A delay cell with precision clamping [6] has been proposed to solve this problem, but the need for many transistors connected at the output node and the parasitic capacitance of the large output node inevitably degrades the speed.
We propose a differential VCO with a clamp circuit that is referenced to a fixed reference voltage. The VCO is composed of a three-stage ring oscillator where each stage is a voltagecontrolled differential delay element as shown in Fig. 2 . Each stage consists of a NMOS source-coupled pair with PMOS loads. The control voltage is applied at the gate of PMOS transistor M6 whose drain is connected to the sources of PMOS transistor loads, M3 and M4. The gate input for NMOS transistor M5 is controlled by a biasing circuitry to maintain constant voltage swing, and the use of transistors M5 and M6 allows separate control of the maximum and minimum output voltage from the power supply and ground.
Delay through each delay cell is a function of the control current, the voltage swing, and the capacitance at its output node consisting of its junction parasitics and the gate capacitance of the next stage. It should be noted that there is no additional capacitive load due to the components maintaining the voltage swing at the output node, which enables the VCO to operate faster. When the capacitance and the voltage swing are fixed, the delay is inversely proportional to the control current, and thus, the frequency is proportional to the control current. This is accomplished by means of the replica biasing and the power supply independent reference generator. Biasing circuitry for the unit delay cell is shown in Fig. 3 . Supply independent biasing of the delay cell is important for effective supply noise rejection and control of the free-running frequency. The replica biasing circuit is composed of two op amp's and one half delay cell. The biasing circuit forces the maximum voltage of the waveforms to be at and the minimum voltage to be at Circuit operation details are described in Fig. 3 . Assuming that one input to the source-coupled pair is at the maximum voltage of the signal swing and that the other input is at the minimum voltage M2 would be turned off, M1 and M4 would be in the linear region, and M3 would be in the saturation region. Since the left side of the source coupled pair is exactly the same as the biasing circuit, it is easy to see that the output becomes and becomes due to operational amplifiers A1 and A2. Furthermore, since M4 is on and M2 is off, the output becomes In this scheme, the values of and are always fixed, respectively, at and , and independent of the supply voltage and supply current.
Adopting the clamp circuit, and can be chosen independently, and the VCO output swing of 2.5 V is chosen, centered at This enables the VCO to drive the prescaler without a level shifter and an amplifier.
C. Dual-Modulus Prescaler
The second high-frequency building block used in a PLL frequency synthesizer is the dual-modulus prescaler. This circuit divides the frequency of the VCO output by a factor of either or depending on the value of the selection input Fig. 4 shows the block diagram of the 1/7,8 dualmodulus prescaler, which contains a divide-by-three or four synchronous counter at the first stage followed by a divideby-two asynchronous counter (toggle flip-flop) at the second stage. This circuit implementation uses differential logic, but paths for the complementary data are not shown in the figure for clarity. Higher division-ratio designs can be obtained by simply increasing the number of flip-flops in the second stage.
True single phase clocking (TSPC) [7] can be used to implement the flip-flop in the prescaler because of its high-speed operation capability. Because TSPC is a dynamic single-ended structure, it is usually noise-sensitive. Fig. 5 shows the schematic diagram of the flip-flop proposed in this paper. The circuit consists of a precharged static latch followed by an RS latch. High-speed operation is achieved by using a precharged latch scheme and a single phase clock technique. So, it is not needed to make a nonoverlapping clock which is difficult to implement in GHz range. A differential static scheme provides robust operation in a noisy environment.
Data is evaluated when the clock is high. If one input is high and the other input is low, node A becomes low. This causes the output to be high and to be low, and completes the evaluation. When the clock is high, M1, M2, M3, and M4 form a regenerative latch. Because the sizes of inverters I1 and I2 are smaller than that of the regenerative latch, the change of inputs cannot affect the state of nodes A and B while the clock is high. When the clock is low, the PMOS transistor M7 equalizes the voltages at node A and node B above the logic threshold voltage of the RS latch, and maintains the outputs of the previous state. New data cannot affect the output because M5 and M6 are turned off. The precharge voltage is determined at where is the threshold voltage of PMOS. The transition time of the RS latch can be improved by increasing the logic threshold voltage of an RS latch.
The proposed dual-modulus prescaler has been simulated by HSPICE using conventional digital 0.8-m 5-V CMOS parameters. Assuming 100 fF output loading, the analysis includes the source and drain diffusion capacitances as well as the gate overlap capacitances but ignores the interconnect parasitics. Fig. 6 shows the simulation results with the current at 6.2 mA for a 1.45 GHz input frequency at 1/7 action (a), and at 1/8 action (b), respectively, at 5 V supply voltage. The output signal has the signal swing of a full CMOS level. Fig. 7 shows the maximum operating frequency as a function of the supply voltage. To investigate the effects of powersupply noise on the prescaler operation, the supply voltage is modulated with a 100 MHz ac component and the resultant output jitter is simulated at 800 MHz sine wave input. To compare with the previous results, the TSPC is also simulated and is shown in Fig. 8 . The output jitter of the proposed differential scheme is typically 35% less than that of the TSPC architecture. 
D. The Other Circuits
To avoid the dead-zone problem of the PFD, a delayed reset scheme [8] is used. The flip-flop in PFD is a modified version of the flip-flop in the prescaler which can be resetted asynchronously. The charge pump circuit is designed differentially [9] . An additional divider divides the frequency of the dual-modulus prescaler output by a factor of 32 and provides one input to the PFD. This circuit consists of a chain of five divide-by-two circuits. Each stage uses the same flip-flop as in the prescaler. Allowing flexibility of loop gain and pole frequency selection, the loop filter was chosen as an off-chip implementation.
III. EXPERIMENTAL RESULTS
The synthesizer has been fabricated using a standard digital 0.8-m n-well one-poly two-metal CMOS technology. The main features of this process are summarized in Table I . Fig. 9 shows a microphotograph of the chip, which has an active area of 0.34 mm and the test chip consists of a VCO, a 7/8 prescaler, a PFD, a charge pump, and an additional divider. Two stages of the delay cell are connected at the output of the VCO as buffers. All measurements were performed on the packaged device. An HP8664A signal generator was used to produce the reference clock. Characterization was performed in the frequency domain with an HP8564E spectrum analyzer.
By varying the input voltages of the differential-to-single converter, the VCO transfer function was measured, shown in Fig. 10 . The VCO has a monotonic frequency range of 600 1000 MHz, and the VCO gain is 290 MHz/V at the center frequency of 800 MHz. The power supply sensitivity of the free-running frequency is 2.3%/V over the 4.5 5.5 supply voltage range. The measured temperature coefficient of the free-running frequency of the ring oscillator, on the other hand, is 1200 ppm/ C over the temperature range of 20 50 C at 5 V supply. The closed loop PLL frequency synthesizer has a lock range of 700 1000 MHz for both 1/7 and 1/8 prescaler action. Fig. 11 shows 998.4 MHz output spectrum of the frequency synthesizer obtained from a 3.9 MHz input reference frequency with 1/8 prescaler. The phase noise is 80 dBc/Hz at 100 KHz offset and 100 dBc/Hz at 1 MHz offset as shown in Fig. 12 , and the total supply current is 25 mA at the maximum output frequency of 998.4 MHz. The measured results are summarized in Table II. IV. CONCLUSION This paper presents the design of a 1 GHz low-phasenoise CMOS PLL frequency synthesizer in a single chip. The circuit uses a standard 0.8-m digital CMOS process to allow full integration except for the loop filter. In order to ensure proper operation in noisy environments, all the circuits in the frequency synthesizer use differential schemes, and the digital parts are designed by static logic. The fabricated VCO shows a center frequency of 800 MHz and the tuning range of 25%. The synthesizer achieves a total power consumption of 125 mW at 1 GHz output with 5 V supply and a phase noise of 80 dBc/Hz at 100 KHz carrier offset. 
